

TEST CIRCUIT AND SEMICONDUCTOR INTEGRATED CIRCUIT
EFFECTIVELY CARRYING OUT VERIFICATION OF
CONNECTION OF NODES

5

ABSTRACT OF THE DISCLOSURE

10 A test circuit is incorporated in a device having an
output circuit for outputting a signal, and the test
circuit carries out a verification of a connection of
nodes of the device. The test circuit has a test data
generating circuit and a test output buffer connected in
15 parallel with output nodes of the output circuit. The
test data generating circuit generates test data for
carrying out a verification of a connection of the output
nodes, and the test output buffer receives test data from
the test data generating circuit and outputs the test
20 data to the output nodes. Similarly, a test circuit is
incorporated in a device having an input circuit for
inputting a signal, and the test circuit carries out a
verification of a connection of nodes of the device. The
test circuit has a test data generating circuit and a
25 test input buffer connected in parallel with input nodes
of the input circuit. The test data generating circuit
generates test data for carrying out a verification of a
connection of the input nodes, and the test input buffer
receives test data from the test data generating circuit
30 and inputs the test data to the input nodes.

10062055.022602